Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

methods for improving freequencey

Status
Not open for further replies.
M

mallikmarasu

Member level 3
Joined
Dec 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,703
hi

what r the methods for improving the freequencey of a digital circuit .

i have listed here some methods .

1. pipeling

2. parellism,

3.re timing

4.combinational part optimization

if any other methods plz tell me .

regards
Mallik
 

What about going to a faster process?
 

maybe you can also change you code. Just a joke.
 

that is not a joke man . u cna also change the code for geeting max freequencey
 

add some skew to clock that is useful skew to improve frequency.
Restructure the logic .
use latch based design.
put the combinational part which takes more time in data path in next or previous logic.
add slow signals near to output ,so critical path delay can be decreased .
Flattten the deisgn ,instead of structuring or factoring.

bye
 

I think in general, the speed, the power, the area (the cost increased or decreased), and even the different process will be trade-offed in our design. In some design, we do not need high speed, while in others this is the core-competency.

Anyway, it is always good to know how to make your design work in some extremely high speed. Be careful, do not spend special effort on that when that is not required!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top