Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the "crowbarred" condition in CMOS?

Status
Not open for further replies.

Shans60

Junior Member level 3
Joined
Jun 7, 2007
Messages
26
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Activity points
1,439
Can anyone explain me the "crowbarred" condition in CMOS
 

question in CMOS

It is when both nmos and pmos stacks are turned on at the same time.
 

Re: question in CMOS

Hey i know tat in wat way it both way it gets turned on
 

Re: question in CMOS

As the input goes from vss to vdd or vdd to vss, one stack turns off and one stack turns on. Before one turns on and the other shuts off there is a period of time when both are on.
 

Re: question in CMOS

When both the NMOS and PMOS r in saturation, the condition is called Crowbarred..

This condition exist only for a smaller duration and either PMOS r NMOS enters into active region...
 

Re: question in CMOS

Shans60 said:
Can anyone explain me the "crowbarred" condition in CMOS

The 'crowbar' effect is there to shut down the device when it detects excessive current or the current goes over the maximum allowed. It protects itself and shuts down untill power is removed and has a change to cool down (reset). Many devices have the same protection including the good old 2N3055... :D

Hope this answers your question.
 

Re: question in CMOS

In general crowbar means
a Circuit used to protect the output of a source from a short circuited load. Load current is limited to a value the source can deliver without damage.
 

question in CMOS

Slight confusion here...

Yes, crowbar is a term used in power supply design, where a circuit (SCR or some other device) is used to short power and ground and blow a fuse or other protection scheme to kick in, rather than allow over voltage or voltage spikes to propagate.

A crowbar power in reference to CMOS, is as mentioned before, a condition when both NMOS and PMOS stack is turned on creating a high current draw condition. This is especially bad in large output drivers and smart I/O circuit designers typically try to avoid this.

As stated by cl_mos, this happens while the input to a cmos gate is swithing between states.
 
question in CMOS

crowbar current in the current from vdd to vss during transition of the gate. There is a time, where both, NMOST and PMOST is open. This crowbar current is a real problem in power dissipation and a much larger problem in EMC issues, when they have a large dI/dt --> compare slew rate controlled output buffer, some of them use a break before make structure to avoid crowbar currents.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top