Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to bias opamp in bandgap reference circuit?

Status
Not open for further replies.
H

hebu

Full Member level 4
Joined
Nov 15, 2004
Messages
194
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,816
Hwo to bias opamp which is used to force two nodes voltage eaual?

If we use PTAT current generated by bandgap core itself, another loop is created.
The stability is also a problem?

How to bias this opamp?
 

you can bias it with other current reference(eg. a constant gm) or by bandgap itself, both working, no problem if designed carefully.
 

Useing PTAT current from bandgap to bias the OP is OK.

But, it will have both positive and negative feedback.

Therefore, the OP design should be carefully to treat with the stability issue.

But it is almost OK if you use dominant pole compensation.

Yibin.
 

yibinhsieh said:
Useing PTAT current from bandgap to bias the OP is OK.

But, it will have both positive and negative feedback.

Therefore, the OP design should be carefully to treat with the stability issue.

But it is almost OK if you use dominant pole compensation.

Yibin.
Click to expand...
How to break the loop of positive and negative feedback to check the phase margin?
It's not straight forward to do this. any suggestion?
 

you can add a large inductor to keep dc pass but stop ac current.

then you can add an ac source to simulate the loop.

but this is not very accurately correct (because of the node impedance).
 

It's not a big concern to bias the opamp by the bias cell output. The bias current is a common mode signal that should see good rejection from the opamp. This will most probably reduce the loop gain to negligibly small values ( well below 1 ). You can also simulate the loop for PM and GM as well as perform transient step test to make sure everything is stable
 

It's not a big problem, just do it accord to normal opamp design, bias the mosfets in saturation region.
 

you can bias the OP-AMP by the mirrors in the biasing cell and about the stability you can put a compensation capacitance to ensure the stability and you must make stability analysis.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top