Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Where to find a clock booster design in VHDL?

Status
Not open for further replies.

you_rock

Newbie level 5
Joined
Jul 7, 2003
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
101
Clock booster in VHDL

Does anybody know where I can find information about a clock booster circuit and possibly VHDL code for the design? I need to double my clock in the design of a vending machine controller. I have a program that is the "clock divider" but I'm having problems understanding clock multiplication...I need it to slow down the input response of the vending machine button (to get rid of the switch bouncing problem)

Any help is fully appreciated...and if you know another way to do this instead of clock boosting let me know plz. thanks again

regards,

you_rock!

PS:
For those of you who don't know what a clock division is...it's just making the clock faster such that response time of the button is decreased. I want the opposite of that (i.e. response time is increased)
 

Try to use DLL or PLL if this design is targeted for FPGA. Otherwise, you can find pretty nice soultion in attachment. Do not forget to assign delays to logic gates if you will also use it for simulation.


Ace-X.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top