Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me with VHDL code for two 8-bit registers and 16-bit counter application

Status
Not open for further replies.

balakrishna

Newbie level 4
Joined
May 3, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
Hi friends,

I am writing VHDL code for one application. In that application, Two 8-bit Registers and one 16-bit Counter will be there. The Counter is a DOWN counter.
The Register is loaded from external 8-bit Micro Processor(MP) and each Register is referenced with a separate address.

When ENABLE pulse is given to a counter, it is loaded(asynchronous) with the registers(8-bit + 8-bit) data at the same time and the counter decrements on rising edge of the clock.


Please anybody help me to write code for the above application.
 

Re: Vhdl help

You can try to use template of ISE, you can find counter and register, I don't understand how your application work, but I think if you have counter and register codes it will be ok.
 

Re: Vhdl help

Hi balakrishna,
can you provide a small waveform (with clock, load signal) so that I can see when the counter is loaded? Put all the signals you are planning to use. If possible define your states-machine for the counter, having this, it will be simple to do the vhdl code.

Is the load signal asynchronous?
What will happen if the counter is already counting and the load signal is asserted?

Regards,

Ulises
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top