Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Main system and bus clocks in HCS12 and PLL

Status
Not open for further replies.

Green Soldier

Junior Member level 2
Joined
Jun 1, 2006
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,414
Hello guys

i have a question

if the main system clock for the hcs12 mcu is 16 mhz and the bust clock is 500 khz i guess that means there is a prescaler of 20 from system to bus clock??is that right?
my question in another way is if i use the PLL to derive the system and i doubled the main system clock will that double the bus clock??

does anybody know the limits to which i can increase the main clock in the hcs12?

thanks in advance
 

Re: hcs12 and PLL

Green Soldier said:
if the main system clock for the hcs12 mcu is 16 mhz and the bust clock is 500 khz i guess that means there is a prescaler of 20 from system to bus clock??is that right?
my question in another way is if i use the PLL to derive the system and i doubled the main system clock will that double the bus clock??
IMHO the bus clock is always half of the core clock. The core clock is either the quartz oscillator, or the PLL.
You might want to check **broken link removed** doc, chapter 9.4.2

does anybody know the limits to which i can increase the main clock in the hcs12?
This depends on the type of device you're trying to use. The max bus clock of the C32 is 25MHz, some newer devices can go higher.
 
Re: hcs12 and PLL

z01z said:
Green Soldier said:
if the main system clock for the hcs12 mcu is 16 mhz and the bust clock is 500 khz i guess that means there is a prescaler of 20 from system to bus clock??is that right?
my question in another way is if i use the PLL to derive the system and i doubled the main system clock will that double the bus clock??
IMHO the bus clock is always half of the core clock. The core clock is either the quartz oscillator, or the PLL.
You might want to check **broken link removed** doc, chapter 9.4.2

does anybody know the limits to which i can increase the main clock in the hcs12?
This depends on the type of device you're trying to use. The max bus clock of the C32 is 25MHz, some newer devices can go higher.


thank u very much :)
but where is the doc? :)
thanx again
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top