Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

measuring INL/DNL of ADC in Cadence

Status
Not open for further replies.
C

chemaphy

Junior Member level 2
Joined
Oct 13, 2005
Messages
22
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,440
Hello all,

I have just designed a 8 bit ADC. I was wondering how can find out the INL/DNL of my ADC? I know that I could use the ideal 8 bit DAC that is in the ahdlLib in Cadence. But I just don't know how to set the attributes in the ideal 8 bit DAC. Can anyone please tell me how to do that? Does that ideal 8 bit DAC work with hspiceD? I would appreciate very much if someone can give me some insight on that.

Thanks,
chemaphy
 

hi you can measure INL and DNL by simuating complete ADC for long duration. For defination and measurement methods you can check maxim website.

regards
raags
 

you can use parametic analysis to run different input to you adc and then try to write an exprission for inl (you may use value from special functions) then you don not an ideal dac the compare the output at each point and the adc input which is the varaiable in the parametic analysis (note spectre will not accept a varaiable in the exprission so you but in the expression a node that has the same potential as the input
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top