Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, apart from guarding and keeping clearance as high as possible, are there some tricks or technics to minimize stray capacitance between tracks and pads?
1. Decreasing the thickness of your trace would minimize capacitance - with latest tecnology you can go up to 3 mil wide traces.
2. Going in between pad on a layer below with ground on top would help minimize coupling to pads as well.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
