Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Although the relation between time and frequency is reciprocal, I guess there will be some more complex issues with respect to ADC as it follows different architectures and methods to convert that "analog voltage level" to its "digital equivalent. For Flash ADC the relation is simple as discussed. For pipelined ADC, you get the output after certain delay called as latency. For SAR again the output pattern will be different.
In my opinion clock rate of the ADC could be taken as more un-ambiguous term.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
