Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What CTS method can reduce clock skew in Apollo?

Status
Not open for further replies.
Z

zackwang

Member level 1
Joined
Sep 29, 2002
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
122
clock skew in Apollo

What CTS method about generated clock & overlapp & gated clock

can reduce skew?
 

CTS will help you to balance your clock tree. If you use it nicely, it will reduce the clock skew, and the buffer level.

For beginner user, it's always advise to use auto gated clock
 

Re: clock skew in Apollo

as I know, there is a CTS tools in Apollo II named GCTS, which is specially for gated clock. You can try it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top