Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can only synthesize RTL codes .. Memories are not designed obeying the RTL flow ..
Memory suppliers do supply memory models, through what usually called Memory Compilers ..
What you do is to decide which memory type and size you need to have in your design .. go to the memory compiler and get the model .. simulate your design, and when implementation phase comes you just instantiate the real memory modules instead of just simulation models.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
