onteri
Junior Member level 1
some help
hi guys i am trying to implement RSA encryption algo on FPGA. my idea is to first generate random numbers and then check them for being prime numbers or not...
i am using linear feedback shift registers for random number generation. but now i am stuck in primality testing.....can anyone help me on this!!!please
hi guys i am trying to implement RSA encryption algo on FPGA. my idea is to first generate random numbers and then check them for being prime numbers or not...
i am using linear feedback shift registers for random number generation. but now i am stuck in primality testing.....can anyone help me on this!!!please