Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me implement RSA encryption algorithm on FPGA

Status
Not open for further replies.

onteri

Junior Member level 1
Joined
Dec 5, 2005
Messages
15
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
1,387
some help

hi guys i am trying to implement RSA encryption algo on FPGA. my idea is to first generate random numbers and then check them for being prime numbers or not...
i am using linear feedback shift registers for random number generation. but now i am stuck in primality testing.....can anyone help me on this!!!please
 

some help

look out for euclid's algorithm in wikipedia. it gives a lot of info on primality checking.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top