Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulation problems about the VCO in Verilog-A

Status
Not open for further replies.
W

winsonpku

Advanced Member level 4
Joined
Jul 7, 2005
Messages
119
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,351
I am studying the verilog-A to do the pll simulation on system level in HspiceRF.
This the module of VCO in verilog-A

module VCO(in,out);
inout in, out;
electrical in,out;

parameter real Kvco=20.0e6 from (0:1.0e4),
Lfkff=0.0 from [0:1.0e4),
Lfkfw=0.0 from [0:1.0);

analog
V(out)<+ laplace_nd(V(in), {Kvco}, {0,1}) //Kvco/s
+flicker_noise(Lfkff, 3, "VCO_Lfkff")
+flicker_noise(Lfkfw, 2, "VCO_Lfkfw");
endmodule

But when i did the simulation, the ouput of fliker noise was 0.
So who can tell me what's the reasion and how to resolve it?

Thanks all!

Best regards,
Winson
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top