Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

3-bit counter for PWM operation

Status
Not open for further replies.
T

tjendon74

Junior Member level 3
Joined
Dec 22, 2002
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
153
I'm trying to implement (in VHDL) a simple 3-bit counter that is loaded asynchronously. The CPU writes to an 8-bit register, in which 3 of those bits are the ones that are loaded into the counter. These 3-bits determine the duty cycle for the PWM output that is gated on the TC of the counter.

Has anyone had any experience designing loadable counters in VHDL? Please let me know...

Thanks
tjendon74
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top