Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

phase margin of voltage regulator in the nonvolatile memory

Status
Not open for further replies.
C

carlson

Member level 3
Joined
Mar 11, 2005
Messages
61
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,695
Hi all,
Normally, the phase margin is larger than 45 degree. But I heart that the PM of the voltage regulator in the nonvolatile memory can less than 45 degree from my leader. I don't know it's true.
If you are the nonvolatile memory designer ,Can you give me the answer ?
 

Re: phase margin of voltage regulator in the nonvolatile me

The larger PM , the more stable of your regulator, and less ringing when dynamic load is asserted. And real chip have many parasitics which will probably generate
extra pole around ur unit gain frequency, these extra poles will degrade ur PM.
so choose PM > 45 or PM > 60 are prefered to make ur design more robust.

I think u should challenge him why he designed PM < 45 ?
If he can design PM > 45, why he want to reduce PM to less than 45 ?
maybe he had other reasons ...!?
 

Re: phase margin of voltage regulator in the nonvolatile me

Thanks!
I think that PM must be larger than 45 degree.
 

Re: phase margin of voltage regulator in the nonvolatile me

I think that the 45 degree is used to give a margin against process variations and/or parasitics + un calculated loads that may affect u after production

Theoritically speaking, any PM greater than zero is stable. However, the time it takes the output to get stable will decrease as PM increases
 

Re: phase margin of voltage regulator in the nonvolatile me

elbadry said:
Theoritically speaking, any PM greater than zero is stable. However, the time it takes the output to get stable will decrease as PM increases
Click to expand...

Totally, agree with "elbadry" :)
Some input from me is that voltage regulator in NVM application is just to provide high enough voltage for program and erase, the voltage regulator (usually a charge pump) is in open loop with some over-voltage protection only. So, if it is the situation in your case, what is the importance of PM?

Hope it helps
Scottie
 

    C

    carlson

    Points: 2
    Helpful Answer Positive Rating
Re: phase margin of voltage regulator in the nonvolatile me

Thanks for all of you replies!
And I have a new questions:
If the precise voltage is be need , the LDO architecture would be used. Is it important for this applications.
 

Re: phase margin of voltage regulator in the nonvolatile me

carlson said:
Thanks for all of you replies!
And I have a new questions:
If the precise voltage is be need , the LDO architecture would be used. Is it important for this applications.
Click to expand...

I would like to say, if precision voltage is needed, begative feedback control is required no matter what types of voltage converters you are using.
 

Re: phase margin of voltage regulator in the nonvolatile me

For low cermic capacitor LDOs, it usually difficult to keep PM larger than 45 degrees under all load conditions. eg, from 0mA to 150mA
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top