Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay in VHDL code for Xilinx ML 401

Status
Not open for further replies.
M

macpak

Newbie level 1
Joined
Mar 20, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Hello ,
I have a problem , I try to write vhdl code and i need a delay , it means that i have to
set the signal to '0' , wait some time and then change the state to '1' . And I dont know how to make that delay. I tried to use wait statement but it doesn't work(The compiler says that synthesis doesn't support this kind of statement). I need a delay about a few microseconds. Does anybody know how to resolve it ??
 

xilinx ml401

make a counter
and load it with any number u want (according to ur clock frequency and the delay u want)
and then make it decrement
and when it reaches zero, then it means times is up and u can proceed with anything after that
 

ml401

That's correct. Use a high-speed clock and a counter.

Synthesis tools generally don't support delay statements because an FPGA usually doesn't include any predictable delay elements.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top