Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

transistor level simulation

Status
Not open for further replies.

DeepIC

Member level 3
Joined
Oct 13, 2001
Messages
56
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
475
Is transistor level simulation is a must for digital IC chip?
 

What do you mean by digital IC chip?
If i am right, most digital design ends when you are done with synthesis. You'll have your gate level netlist and runs functional as well as timing analysis with it. Then, you pass the netlist to P & R engineer. Most probably you would have iterations.
Transistor level simulation would be only occurred if you have timing or power problem.
 

what do u mean by a digital IC chip. if u are designing a chip on transistor level then yes. if u just want the functionality then use standard IC's available. if u don't get the exact functionalty then u might need a transistor scale simlation and design
 

I don't think it is a good idea if going for transistor level simulation on a ASIC design....
There are more things that you have to pay attention to, such as race, , constraint, timing violation, DFT(design for test)...
 

It is not good idea to make simulation of IC on transistor level. First you don't have proper models - no vendor give you such information. Than you can meet some divergence problems, and finally you are not sure if you model really everything.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top