Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How a folded cascode can help to improve the cutoff frequency of a CMOS transistor?

Status
Not open for further replies.
E

electronics_sky

Member level 3
Joined
Feb 9, 2006
Messages
64
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,827
Hi all,

I am in the myst of prove how a folded cascode configuration can help to improve the cut off frequency of a CMOS transistor. I need formula to proof how this is happened?

Anyhow, formula or intuition explanation or any other positive explanation are appreaciated.

Thanks a lot!
 

extend cutoff freq?

The point is that you can reduce your Cgs to half to improve the cut-off frequency since Ft=gm/cgs.
 

extend cutoff freq?

Hi nxing,

Can i know how to reduce Cgs to half?

Do you mean the size of transistor can be reduced to half in order to reduce the Cgs to half?

Thank you
 

extend cutoff freq?

No, If I understand correctly, you will have to most gate in parallel and this will reduce the cgs to half.
 

Re: extend cutoff freq?

adding a cascode isolates the output node from the input node and thereby removing the miller cap from being seen at the output node, hence the improved freq performance. Cascode also provides more gain by increasing effective output impedance. Hope this helps.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top