Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How the control voltage can influence the delay in VCDL?

Status
Not open for further replies.

chacha

Member level 5
Joined
Oct 10, 2006
Messages
84
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,849
(Referring to the PDF attachment)
In the symmetric load of the VCDL, a diode connected PMOS and a PMOS of same size are connected in parallel. The gate of the other PMOS is connected to the control voltage.
It is said that the by varying the control voltage the resistance of the symmetric load is varied and the delay of the cell is controlled.

1/gm resistance is parallel to the PMOS transistor. So the effective load resistance cannot be more than 1/gm.

So how the control voltage can influence the delay??

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top