Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Lock in range of 565 pll

Status
Not open for further replies.
N

nwo4life

Junior Member level 3
Joined
Feb 12, 2006
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,508
pll 565

Hi,

I am designing a frequency multiplier (five times) with the LM565 PLL. My input range is from 500Hz to 2000Hz, which means my output range is 2500Hz to 10000Hz. From what I know the free running frequency should be in the center of the range. Now should that center be between 500Hz to 2000Hz (fo = 1250Hz), should the center be between 2500Hz to 10000Hz (fo = 6250Hz), or should the center be between 500Hz to 10000Hz (fo = 5750Hz).

THANKS
 

565 pll

Anyone have any hints.
 

565 as pll for locking range

I don't think you can achieve such wide lock in range with this chip. You will have to change VCO's freq as well to have that range.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top