Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
The two main PLD families are : CPLDs & FPGAs.
--CPLD (Complex PLD) : is a good solution if we have a small design, generally used as glue logic, or to load an FPGA at power up, it has the advantage to keep it's configuration even when power is down.
--FPGA(Field Programable Gate Array) : is widly used in many domains especially in signal processing, or as co-processor, it supports large designs but most FPGA are volatile.
To load a PLD we generaly use JTAG interface which is a common protocol, and a design tool provided by the device vendor, in this field ALTERA & Xillinx are the leaders.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
