Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to do Image resizing using FPGA

Status
Not open for further replies.

s3034585

Full Member level 4
Joined
May 24, 2004
Messages
226
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,087
what is polyphase resize

Hi Guys
Does any one have a idea about how to do image resizing using fpga. I am suppose to work on a project for image rezising. We need to change the resolution of the image using fpga.

does anyone has any material on this.
Pls let me know
thanks in advance
tama
 

image scaler fpga

use a scaler do it, and google search "image scaler", maybe you can find the answer, Good Luck.
 

scaler polyphase bicubic

In common case Image resizing is the task of coping data from one buffer to other with implementing scale transform function to data stream (or port to port if buffers are not used, seldom case). It's not difficult task and can be realized in Verilog or VHDL.

Luck!

comp.vision (at) gmail.com
www.cv.tom.ru
 

image scaler bicubic verilog

s3034585 said:
Hi Guys
Does any one have a idea about how to do image resizing using fpga. I am suppose to work on a project for image rezising. We need to change the resolution of the image using fpga.

does anyone has any material on this.
Pls let me know
thanks in advance
tama

I've seen this topic comes up so many times someone ought to write a tutorial about it.
To resize an image takes two processes, resize horizontal and resize vertical. To resize
horizontal is easy but resize vertical needs line store.

To resize, we use either a upsampler or decimation filter or polyphase filtering.
In some way, they are the same thing. Upsampler or decimation filter usually
has a fix scale amount and design into it. Polyphase allows variable scaling.

I learn mine from ADSP-21XX signal processing application handbook. I think it
is vol.2 (It has 3 vol.). There is a couple of chapter has very detail explanation of
how a signal is resampled. This apply to video also.

You can also google decimation filter or polyphase phase filter. But you probably
will get a lot of technical paper that only confuse you.

Gunship
 

bicubic filter verilog

Hi Guys
Thanks a lot for your replies.

If you guys have any tutorial on this kindly share it.

From your views it is cleared that how image resizing is done. But now if one has to do this using VHDL on a fpga what are the primary blocks for it.

thanks in advance
tama
 

fpga image scaler

Hi,

You can possbily use the bicubic or nearest neighbourhood algorithm to resize an image using the FPGA. You probably need some memory to carry out the calculations.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top