Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay locked loop simulation using c language

Status
Not open for further replies.
B

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
Hi ,

I need the method and technique required for simulation of digital delay locked loop using the C/C++ language . If any one has done coding using the C/C++ language post it in the forum.

Can i get any information regarding the simulation of DLL using C in any website or link.
 

Re:Need help in simulation of digital delay locked loop

Hi,

Can anyone tell how to simulate the digital delay locked loop architecture design using C language and Matlab, with any simple DLL architecture . Generally it contains .
1. digital controlle.
2. digital delay units.
3. phase detector.
4.loop filter/buffer.
Any help will be appreciated .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top