Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLEASE SEND ME GOOD DELAY LOCKED LOOP THESIS

Status
Not open for further replies.
B

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
AS I AM DOING A PROJECT IN DIGITAL DELAY LOCKED LOOP ,I WANT TO STUDY THE DELAY LOCKED LOOP STRUCTURE,TYPES AND DIFFERENT METHODLOGIES USED FOR DESIGNING THE CIRCUIT

PLEASE SEND ME SOME PAPERS OR THESIS ,WHICH EXPLAINS THE DLL FROM THE SCRATCH TO THE END FOR JITTER REDUCTION AND MINIMIZATION


THANKS IN ADVANCE
 

Hi,

Could any one tell me where i can get or post me some of digital delay locked loop thesis or dissertion.
I would also like to have a discusson on digital delay locked loop design and simulation .Anyone who has done a project or worked on it , please share with us some key concepts and ideas involved in it.
 

you find a lot of THESIS.....Material........PHd works on DLL......

in EDA Ebook,Specification Requests sub-forum......

i have seen a lot on that forum

good luck
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top