Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to implement in verilog HDL this Delay circuit

Status
Not open for further replies.
B

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
I have a digitally controlled delay circuit but i dont know how to implement it using the Verilog HDL tool , as it has added capacitor in the bottom. Anyone please send me the procedure or codes to implement it.I am attaching the paper in which it is shown the circuit ...

(Clock Deskew Buffer Using a SAR Controlled Delay Locked loop)
 

Any ideas will be appreciated .

Either verilog or vhdl can be used , please send me the codes or the concepts and techniques involved in the implementation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top