Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

thermal shutdown in ic desgn

Status
Not open for further replies.

whit

Junior Member level 1
Joined
Sep 20, 2004
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
123
Hi
I am new in ic design and i want to know the principle on
how to implement the shermal shutdow in a ic. can someone
show me a link or book which relate in detail for this subject?
 

It is usually implemented by comparing a PTAT voltage with the bandgap voltage, or a PTAT voltage with a Vbe, you can set your trigger point by adjusting the voltages.
 

Thanks ary

Are there some books address particulally in this kind of design?
 

Sorry, I haven't seen any, if anyone knows maybe he can post it here for everyone's reference.
 

the principle goes like this..
a fixed reference base voltage (lower than Vbe) is applied in an off-state NPN transistor (biased by the resistor).
when temp rises, transistor Vbe goes down, thereby, triggering the transistor when it reached a Vbe lower than the reference voltage..
when the transistor conducts, it shorts VCC to the ground, hence, shutting down the ckt...
i am sorry, i also do not have material of this...
 

Did you look at Analog and Digital IC design?

nguyennam
 

I am looking some bandgap reference circuit and
seems the thermal shutdown ckt can be derived
from this kind of circuit , as mention by road.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top