Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to designer a good current multiplier in CMOS?

Status
Not open for further replies.

gsheng

Junior Member level 2
Joined
Jan 12, 2005
Messages
20
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
146
Some ways may work. For examples, MOS in subthreshold region, parastic pnp device. But the performance is not good. Any good suggestion? Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top