Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to plot NMOS drain current mismatch curve ?

Status
Not open for further replies.
shaq

shaq

Full Member level 5
Joined
Jul 23, 2005
Messages
311
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
3,397
Dear all,

I want to plot the NMOS transistor drain current mismatch σ(ΔID/ID) versus

effective gate voltage VG − VT curve by using hspice.

How should I do?

Example as shown below.
 

hi
I thinks the best solution is hspice toolbox and matlab.
regards
 

To simulate it you should have a model. As I know until now no Spice models have such capability.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top