Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question about current sink

Status
Not open for further replies.
K

kenddo

Newbie level 6
Joined
Dec 5, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
CN
Activity points
1,357
hi all,
i'm trying to design a high precision current mirror /sink ,the current sank by each channel is up to 150mA and the error is less than 5% while the vds is only 1.0~2.0v.
i don't know if it 's possible to meet such requirement in cmos ? woule u give me some adversise?
 

what process will you use. your current is quite high.
 

Meet such requirement in CMOS? Of course you can, and you can do better.
 

for good matching and low voltage u need to use wide swing current mirror which is like cascode current mirror

khouly
 

cascode current mirror provide high precision bu at the spend of swing.
For good maching,unit cell and careful layout should also be consided
 

thx all
my difficulty is that i have to set w/l ratio >10,000! if i use cascode current mirror the area is quit large

hi evilguy , the process is 0.5u nwell
 

kenddo said:
thx all
my difficulty is that i have to set w/l ratio >10,000! if i use cascode current mirror the area is quit large

hi evilguy , the process is 0.5u nwell
Click to expand...

10,000 in lambda or micron? can you post your circuit. probably it is much easier for us to help you.
 

for such a high current, i think not much you can play with other than increasing the W/L ratio. for the 5% variation, if you are talking about one current sink, u can always trim it to whatever you desire. but if you are talking about matching a bunch of these guys, you need to bias vgs >> vth for better matching which means smaller devices and large headroom.
 

szekit said:
for such a high current, i think not much you can play with other than increasing the W/L ratio. for the 5% variation, if you are talking about one current sink, u can always trim it to whatever you desire. but if you are talking about matching a bunch of these guys, you need to bias vgs >> vth for better matching which means smaller devices and large headroom.
Click to expand...


yes, i need to have 24 channel matched, and i can not bias vgs >> vth for the output voltage of the current sink is quite small.
 

for such a good precision go for wide swing mirrors, or regulated current mirrors.
 

kenddo said:
szekit said:
for such a high current, i think not much you can play with other than increasing the W/L ratio. for the 5% variation, if you are talking about one current sink, u can always trim it to whatever you desire. but if you are talking about matching a bunch of these guys, you need to bias vgs >> vth for better matching which means smaller devices and large headroom.
Click to expand...


yes, i need to have 24 channel matched, and i can not bias vgs >> vth for the output voltage of the current sink is quite small.
Click to expand...

Now you have 24 channel, each pass 150mA current with vds at least 1.0v . In other words, your chip will consume power of 24*150mA*1.0V=3.6W! Maybe you have to worry about the package first if your chip will go mass production.
 

    K

    kenddo

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top