Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to calculate the (W/L) of this current memory cell

Status
Not open for further replies.
B

ballance

Newbie level 5
Joined
Jan 11, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
w/l calculate

hello everyone
i want to simulate this circuit
but i don't know how to choice the aspect ratio and bias voltage

if -50uA < input current <50uA

please help me
thanks
 

that's design. first choose the currents (approximately) in each branch then choose the W/L to give the saturation voltage you desire.

Try 0.150v Vdsat for the mirrors, size M7/M8 to give the output current you need, and choose M2/M9 to set the class AB current in M7/M8 not too high.

PS - you don't bias using voltage, you bias using current mirrors. simplest way is to stack two diode-connected transistors and drive them with you desired bias current. these gates run the gates of M0/M1. I'm sure you know all this, but you can also make a high-swing cascode so the circuit runs at 2.5v.
 

    B

    ballance

    Points: 2
    Helpful Answer Positive Rating
thank you for your help

but i still have some question

1. "choose the currents (approximately) in each branch" any magnitude is ok? or it has ratio between each branch?

2. "Try 0.150v Vdsat for the mirrors" what does the mirrors mean?

thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top