+ Post New Thread
Results 1 to 2 of 2
  1. #1
    kma
    kma is offline
    Newbie level 4
    Points: 1,132, Level: 7

    Join Date
    Oct 2006
    Posts
    5
    Helped
    0 / 0
    Points
    1,132
    Level
    7

    prbs generator

    Can anyone tell me how to get the VERILOG RTL code for PRBS generator? Thanks.

    •   Alt31st October 2006, 01:38

      advertising

        
       

  2. #2
    Advanced Member level 5
    Points: 40,208, Level: 49

    Join Date
    Apr 2002
    Location
    USA
    Posts
    3,944
    Helped
    649 / 649
    Points
    40,208
    Level
    49

    prbs verilog

    Here are the key lines of code for a 19-bit LFSR, which generates a PRBS. The output is simply lfsr bit 0.

    Code:
      reg [18:0] lfsr=0;
    
      always @ (posedge clock)
        lfsr <= {lfsr, ~lfsr[18]^lfsr[5]^lfsr[1]^lfsr[0]};
    If you need a different cycle length, try this Xilinx app note:
    http://www.xilinx.com/bvdocs/appnotes/xapp210.pdf



+ Post New Thread
Please login