Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

When to remove false path/dont touch on reset nets?

Status
Not open for further replies.
D

design_engineer

Newbie level 6
Joined
Oct 23, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,411
dont_touch_network　reset

During synthesis, we apply a dont_touch_network and false_path on the reset ports because they will be buffered using CTS in the P&R. When should we remove these constraints - at entry into the P&R tool or after floorplanning/placement and before CTS?
 

remove false path

Generally buffering of nets in layout is refered to as high-fanout-net synthesis rather than CTS. The answer to your question is: remove the two constraints AFTER high-fanout-net synthesis
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top