Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The status at Cadence about VAMS software

Status
Not open for further replies.

eda4you

Full Member level 5
Joined
Sep 17, 2002
Messages
256
Helped
24
Reputation
48
Reaction score
11
Trophy points
1,298
Activity points
2,325
in my company we worked about 2 man-years for modeling a complex soc system. as larger the system get the more fault and netlist errors occured, although the blocks work fine, but simulating the whole system is unimpossible! the design support helped us, but what made me wundering is that the vams software development has been put on 'ice". So my question is: has sombody information about the real status at cadence or is vams dead?

thx for insider information
 

Re: Cadence and vams

Hello !!!

I may say following =>
We designed the ROM 16Kx16. It is a very big circuit.
I did the extract from the layout and simulate one row in layout , it did ~2 weeks.

We made extract from layout and all transistors had changed on verilog model. The simulation been go in LDV. Simulation been make ~ 1 hour.

We verified only accuracy of connections !!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top