Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Error while extracting layout

Status
Not open for further replies.
K

kamesh419

Member level 1
Joined
Feb 11, 2005
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
426
cadence layout divaext

Dear all,

I am using cadence 5.0.33 and DRC runs fine without any errors (but there are some warnings like "layer purpose fair does not exist in the tech file"). When I try to extract the layout I get the following error.

Extraction started at Wed Oct 18 14:57:13 2006

Assuring hierarchy instantiation for:
library: TestBench_kamva881
cell: sramcell_test
view: layout
Rules source is a simple file.
Rules path is /sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul.
Inclusion limit is set to 1000.
Parsing drcExtractRules of "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul"...
warn: Layer Purpose pair ("contact" "markerR") does not exist in the tech file.
contactR = geomGetPurpose("contact" "markerR")
warn: Layer Purpose pair ("v1" "markerR") does not exist in the tech file.
vi1R = geomGetPurpose("v1" "markerR")
warn: Layer Purpose pair ("v2" "markerR") does not exist in the tech file.
vi2R = geomGetPurpose("v2" "markerR")
warn: Layer Purpose pair ("v3" "markerR") does not exist in the tech file.
vi3R = geomGetPurpose("v3" "markerR")
warn: Layer Purpose pair ("v4" "markerR") does not exist in the tech file.
vi4R = geomGetPurpose("v4" "markerR")
error: Layer cp1nwC is not a device recognition layer.
attachParasitic(nc1 "nc1" cp1nwC)
error: Layer cp1nwC is not a device recognition layer.
attachParasitic(nc2 "nc2" cp1nwC)
info: If short location check is desired later on, check the saveInterconnect statement for correctness:
Interconnect layer mim5, epict, epitie, ndifct, pdifct, dpct, dnct, pstrct, nstrct, subct, subtie not saved.
Interconnect layers merged on save: lilint, lilctp, lilcta.
Interconnect layers merged on save: pstrap, dpter, pdifsi.
Interconnect layers merged on save: nstrap, dnter, ndifsi, sali.
Interconnect layers merged on save: vimim5c, vi5c.

Errors exist in the rules file "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/
DK_hcmos8d/divaEXT.rul".
Verification program terminated.".
Click to expand...

Could you please throw some light on where the problem could be. I am using HCMOS8D (0.18u tech) as is evident above.

Thanks and Regards,
Kamesh.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top