Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[req] verilog code for binary to seven segment

Status
Not open for further replies.
T

t_tuaki

Member level 2
Joined
Aug 11, 2006
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,592
coding of seven segment in verilog

who can give a sample of verilog code that convert 4 bit binary (deciaml is 0-9) to display at seven segment? Inside the code need to have a reset and clock. I am facing problem to create a clock and reset.
 

verilog binary to seven segment decoder

t_tuaki said:
who can give a sample of verilog code that convert 4 bit binary (deciaml is 0-9) to display at seven segment? Inside the code need to have a reset and clock. I am facing problem to create a clock and reset.
Click to expand...

If you are genuinely seeking for "help" (and not to get your job/homework done by others), post your code and explain what problem you are facing.

Good Luck
Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top