Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about placement blockage for stripes

Status
Not open for further replies.
P

pd_vlsi

Newbie level 6
Joined
Sep 11, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,368
placement blockage

hi,

we do placement blockage so that no standard cells gets placed below that metals.....

now if i run placement blockage for stripes..... so after P & R no std. cells r placed below the stripes.....but when i do Filler cells.....it fills out all area....even below those stripes....so whats the soln or hw it is done... for filler cells... is that ok filler cells getting added below power stripes....


thanks
 

Re: Placement blockage.

Placement blockage applies only to the cells in the netlist, not to filler cells. The tool is behaving correctly. It does not matter if filler cells are placed under stripes because it does not contain i/o pins so there is no possibility of shorts to stripes due to routing to the i/o pins. The filler cells have only vdd and gnd pins which are on metal1 and the stripes are on metal2 (or above) so there is no chance of shorting of vdd and gnd pins to stripes either.

In summary, no need to worry if filler cells are placed under the stripes.
 

Re: Placement blockage.

thanks rajesh
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top