Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a multi-FPGAs project

Status
Not open for further replies.

Enrique

Newbie level 4
Joined
Nov 12, 2004
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
46
The design need to be mapped on multiple FPGAs.How to make the running frequency higher? Can anyone tell me the detail of the design-flow and design tools? I'm going to design on the ISE envionment.
 

partition your design.. well, regarding the data flow...

However, I think that most important is the well-behaving FPGA platform.

- you can try board-level feedbacked DCM in Virtex4(virtex5 is not available now except proto/es), PMCD etc.
- And drop down the IO voltage.
- reduce the IO numbers between FPGAs (by using serial IOs?)
- impedance matched traces helps somewhat.
- Power integrity is very important.
- use smps and consider heat dissipation issue.
- TCXO? I don't know.


and if possible, design your system in detail and carefully before you assemble your FPGA platform.

if you can offer the timing constaint between the fpgas to board designer then they can help you save your time for rtl-synthesis/pnr.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top