Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

For High speed Analog IC layout

Status
Not open for further replies.
0

020170

Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
1. To achieve High speed IC layout(ex. 200Mhz), Is there any tip or rule to keep in my mind ?

2. Do must Ground signal spread widely in layout?

3. Some important signal pass over ground metal. Is it good or not?

4. I want to protect high speed "clock signal" from noise source, like p-substrate or etc. Is there any good way to do this ?

thanks
 

look at icmaskdesign. Ive just been on a advanced analog course there.

1. plenty of well ties and guard rings. Keep good noise isolation.. tie the gates to signal at both ends to reduce gate capacitance. also use multiple fingers to reduce drain capacitance.

2. use a seperate ground for the substrate . ie star route from ground pad.

3. isolate important signal by placing down nwell, tied to a quite signal or ground. this isolatates it from the substrate. ie less noise.

4. as above
thanks
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
more important, keep your signal flowing smoothly and make your circuits more symmetric, especially your differential pairs and related circuitry. if you are running some important signal over a ground plane, take care of that additional caps. better you simulate it.
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top