Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Time:
I assume that most crictical path is a 32bit integer adder. A 8x4 adder, 8bit ripple carry and 4x carry lookahead the advanatge is about 2-3x over a synopsis optimisation of a good standard cell.
The question is extremely vague. There are many factors involved such as your specific application, amount of pipeline stages, what instruction set you are using, how good your full custom design and layout is, how good your ASIC datapath synthesis tool and cell library is, P&R, etc. It is quite possible that you don't see any improvements going to a full custom design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
