Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why do ground body pin of R, C & L in CMOS

Status
Not open for further replies.

tomhive

Member level 2
Joined
May 26, 2006
Messages
42
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,569
hi guys,
i am highly confuse that why do ground body pin of R, C & L in CMOS device, but i know the reasion for actice device. but 4 passive i dont know the reasion.
thanks
 

Hi tomhive

I am not quite sure what you mean. I could guess.
Can you give us any examples?

regards ... Polymath
 

calculate the parasitic parameter of the passive device
 

I don't know your means.
 

tomhive said:
hi guys,
i am highly confuse that why do ground body pin of R, C & L in CMOS device, but i know the reasion for actice device. but 4 passive i dont know the reasion.
thanks

In order to model the parasitic effect of these passive devices we need 3 terminals.... Now, the question is where do we want to connect our third terminal.... Actually the connection of the third terminal is not necessarily to GND.... take p-diffusion resistor for example.... we need to connect the body to the VDD...... But most third terminal of the devices are connected to GND..... This is because we take substrate as our reference..... And this substrate is connected to GND or the lowest potential in our chip......
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top