Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Divider in 8085

Status
Not open for further replies.

aniketd

Junior Member level 1
Joined
May 17, 2006
Messages
17
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,283
Activity points
1,375
is there any clock divider used in 8085
i think it's divide by 2
but i don't know why???
any one knows the answer
 

Yes, there is a divider in orignal 8085, however there are devices avialable from different manufacturers with higher clk frequiencies than orignal dev. and with selectable dividers. Why divider is their ..... I don't know ;-) ....
 

    aniketd

    Points: 2
    Helpful Answer Positive Rating
is any one knows why clock divider is introduced in processor
what is the need??? it's not possible to attatch that crystal
 

There are no divider, but internal CPU state machine requires TWO clock cycles to interpret ONE instruction word. Similary inside oryginal 8051 requires 12 clock cycles for make ONE word instruction, but there are no "divider", In Microchip PIC's there are 4 clock required for one instruction, but there are no "divider".... All of this depends from internal CPU state machine architecture.
bis
 

bis_ said:
There are no divider, but internal CPU state machine requires TWO clock cycles to interpret ONE instruction word. Similary inside oryginal 8051 requires 12 clock cycles for make ONE word instruction, but there are no "divider", In Microchip PIC's there are 4 clock required for one instruction, but there are no "divider".... All of this depends from internal CPU state machine architecture.
bis

r u sure bis_?
frm what I know there is an internal clock divider in 8085 and the reason is to produce a symm waveform(one having 50% duty cycle) if the input clk is not so.
Try it yourself : take a non symm. clock and divided it by two , the output clock will be symmetrical

Added after 5 minutes:

bis_ said:
There are no divider, but internal CPU state machine requires TWO clock cycles to interpret ONE instruction word.

I think you r right here that 8085 uses two clock signals one for + edge triggering and one for negative but they r obtained by an internal inverter and has nothing to do with clock divider.
 

    aniketd

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top