Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

any good paper on static comparator

Status
Not open for further replies.
R

runom

Junior Member level 1
Joined
Apr 24, 2006
Messages
19
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,379
static comparator

to design a 200 msps pipeline architecture adc i need to design a static comparator, is there any good paper? thak you.
 

01658186

hii runom i think u will get lot of ref. in IEEE ..plz download frm there if u hav access.
 

    R

    runom

    Points: 2
    Helpful Answer Positive Rating
thank you surajit for your suggestion. i will search it.
 

surajit said:
hii runom i think u will get lot of ref. in IEEE ..plz download frm there if u hav access.
Click to expand...

Hi,
IEEEXplore returned pretty poor result on the search "static comparator"....

I just have gone thru anly one topology...that is there in Baker's book....most of the papers are presenting dynamic comp....

it would be very helpful if u please can write down some name of the papers.....

sankudey
 

    R

    runom

    Points: 2
    Helpful Answer Positive Rating
Why not use dynamic comparator?You can search static comparator paper in IEEE.
 

high speed comparetor?
 

in my specification it is working fine in static comparator, i think if i go for dynamic comparator in lay out it will be very much strenous to match the clock path, and it will burden me load thats why i am trying to avoid dynamic one.thank you.
 

eezou said:
Why not use dynamic comparator?You can search static comparator paper in IEEE.
Click to expand...

Hi,
It may be like this....dynamic comps need more carefull attention towards sync. and clocking.....as in pipelined (standard 1.5 bit per stage) ADC....before and after S/H are there....a static comp is good enough to perform the operation without the overheads...but it is also true that dynamic comps are more efficient from speed point of view.....its ultimately a trade-off and fact of meeting the spec......

Again I will be highly obliged if u please mention some papers on the topic. I gone thru IEEE. Its not enough. Papers from other source is also appreciated.

Thanx.
sankudey
 

who can tell me:
What is the difference between static and dynamic comparator?
 

Satic comparator is a simple one without any clock and in dynamic comparator we use clock and latch input.
 

dynamic comparator use clk ,tgate and caps to select input
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top