Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the best architecture to design a 8 bit 250msps dac?

Status
Not open for further replies.

runom

Junior Member level 1
Joined
Apr 24, 2006
Messages
19
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,379
i am designing a dac with 8 bit resolution and the sampling speed is 250 msps, i am using segmented current steering architecture. is it the best or there is anything better, anybody can please suggest.
 

Re: what is the best architecture to design a 8 bit 250msps

to say something very farmly on this.....a detailed specification along with available technology etc. are needed.....

but as far as DAC is concerned....and is of 8-bit.....generally segmented architecture is the best one....as unary or binary cannot fit in ..... regarding current steering....i want to say that it is also better as switching 'current' is easier than voltage and eoorors do come pretty less.....but there may be other issues.....coming from spec or technology and device matching etc.....

gd lk

sankudey
 

    runom

    Points: 2
    Helpful Answer Positive Rating
Re: what is the best architecture to design a 8 bit 250msps

thanx for your suggestion, yes current steering segmented architecture is know doubt very good one, but i desire to search if there is any new reserch work on any better architecture or not. i hope u get my point. thank u.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top