Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to generate 4-bit counter in Verilog using only clock and reset?

Status
Not open for further replies.
S

somchoke

Newbie level 3
Joined
Jan 1, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
can any one tell me how to generate 4-bit counter usinging only clock and reset in verilog
 

Re: 4-bit counter

I don't know verilog but asynchronous counter using JK FF shouldn't be too hard.
Use 4 JK FF, all inputs 1.
Clk0 <= Clock
Clk1 <= Q0
Clk2 <= Q1
Clk3 <= Q2
 

Re: 4-bit counter

here u go
Code: 
always @(posedge clock or posedge reset)
begin
  if(reset)
  begin
    count <= 4'h0;
  end
  else
  begin
    count <= count + 4'h1;
  end
end
 

Re: 4-bit counter

always @(posedge CLK or negedge RST) begin
if(!RST) COUNT <= 4'd0;
else COUNT <= n_COUNT;
end

assign n_COUNT = COUNT + 'd1;
 

4-bit counter

In the name of God

module counter4(clk, reset, out);
input clk,reset;
output [3:0] out;
reg [3:0] out;

always @ (posedge clk or negedge reset)
if(!reset) out <= 4'd0;
else out <= out+1;

endmodule
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top