Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Specific SoC Encounter Flow

Status
Not open for further replies.
S

steven852

Advanced Member level 4
Joined
Apr 24, 2005
Messages
100
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
2,040
So far I have prepared the following files for SoC Encounter:

a LEF file, a netlist file, and a SDC file.

According to the manual (search "SoC Encounter Tutorial" on this forum), I am ready to go with Virtual floor plan. However, I am not sure the detail since the tutorial just outlines the steps. Can someone give me some more detail description or documentation that maps the tutorial?

Thanks in advance.
 

u'll also need a .tlf or a .lib file.
 

SVP design: .v .lib .sdc .lef (io file, toggle file, cts spec)
Power analysis: voltagestorm library file
Extraction: Same lib with voltagestorm
SI: .cdB file (celtic)
GDS: layer map file.
 

U need the follwing input files for soc

.v(verilog netlist)
. lef, .lib, .sdc, .cap(capcitance tabfile), io file
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top