Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Challenge of RFIC Front-End design in Ultra-Deep Submicron?

Status
Not open for further replies.
G

GDF

Full Member level 3
Joined
Aug 11, 2005
Messages
175
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
2,895
When the technology goes into ultra deep submicron such as 0.13um, 0.09um,
What's the major challenge of CMOS RFIC design in this era?

We know the advantage of scaling is higher cut off frequency which means
lower minimum NF of LNA inherently. But what's the other issue?
 

Re: Challenge of RFIC Front-End design in Ultra-Deep Submicr

the gate current , as the technology scale down the tunneling current in the gate incresae
also when u scale down the gain avilable from the device decresae , and all the short channel effects will be taken into account

khouly
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top