Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

veriloga model of opamp

Status
Not open for further replies.
N

nxing

Advanced Member level 1
Joined
May 10, 2004
Messages
421
Helped
25
Reputation
50
Reaction score
10
Trophy points
1,298
Location
China
Activity points
2,856
hello everyone,

I am trying to write a opamp model with verilog-A, there is a model from ahdlLib, however, I want something diff in with diff out and now I am stucked to how to define the output stage with Common-mode voltage. Any suggestions?

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top