Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to compile protected verilog file using modelsim?

Status
Not open for further replies.
R

richie

Junior Member level 1
Joined
Dec 11, 2002
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
43
modelsim compile problem

How can I compile protected verilog file using modelsim?? :(
 

No, you cann't. It's belong C@dence, NC & XL can do it.
:-(
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top