Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Long falling time in LDO's time response

Status
Not open for further replies.

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
hello

i need your help with this problem. attached picture presents ldo's time response when the output voltage is reprogrammedform 0.8 to 1.4 and vice versa.
it's the simplest ldo with OTA + PMOS and feedback resistors.

as you can see. the falling time is not symetrical with rising one. the blue curve is a pass device's current. so is this falling time related to output capacitor and rds_pass?

if so, i can only decrease output capacity value, but it means, the zero related to it, will go to high frequencies.
what else i can do it or what else can make this falling time so long?

regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top