- 5th June 2006, 20:14 #1

- Join Date
- Apr 2006
- Posts
- 14
- Helped
- 0 / 0
- Points
- 1,282
- Level
- 8

## VHDL function to convert an vector datatype to integer

Is there a function to convert an vector datatype to integer and vice versa.

- 5th June 2006, 20:14

- 5th June 2006, 23:26 #2

- Join Date
- Jun 2004
- Location
- Egypt
- Posts
- 141
- Helped
- 137 / 137
- Points
- 5,914
- Level
- 18

## vhdl conv_integer

Well I don't think there is a ready made function to convert, but you can write down your own easily.

example:

-- Convert a std_logic_vector to an unsigned integer

--

function to_uint (a: std_logic_vector) return integer is

alias av: std_logic_vector (1 to a'length) is a;

variable val: integer := 0;

variable b: integer := 1 ;

begin

for i in a'length downto 1 loop

if (av(i) = '1 ') then -- if LSB is '1 ',

val := vat + b; -- add value for current bit position

end if;

b := b*2; -- Shift left 1 bit

end loop;

return val;

end to_uint;

p.s. if you find this post of any use to you then kindly do click on the "helped me" icon. Regards, salam.

- 5th June 2006, 23:26

- 6th June 2006, 09:09 #3
## conv_unsigned vhdl

**Std_Logic_Arith**

The following functions are contained in the library arith.vhd. To use them,

place the line “USE ieee.std_logic_arith.ALL” at the beginning of your

VHDL design.

FUNCTION Pass(arg, size) Return

· CONV_INTEGER INTEGER INTEGER

· CONV_INTEGER UNSIGNED INTEGER

· CONV_INTEGER SIGNED INTEGER

· CONV_INTEGER STD_ULOGIC SMALL_INT;

· CONV_UNSIGNED INTEGER, INTEGER UNSIGNED;

· CONV_UNSIGNED UNSIGNED, INTEGER UNSIGNED;

· CONV_UNSIGNED SIGNED, INTEGER UNSIGNED;

· CONV_UNSIGNED STD_ULOGIC, INTEGER UNSIGNED;

· CONV_SIGNED INTEGER, INTEGER SIGNED;

· CONV_SIGNED UNSIGNED, INTEGER SIGNED;

· CONV_SIGNED SIGNED, INTEGER SIGNED;

· CONV_SIGNED STD_ULOGIC, INTEGER SIGNED;

· CONV_STD_LOGIC_VECTOR INTEGER, INTEGER STD_LOGIC_VECTOR

· CONV_STD_LOGIC_VECTOR UNSIGNED, INTEGER STD_LOGIC_VECTOR

· CONV_STD_LOGIC_VECTOR SIGNED, INTEGER STD_LOGIC_VECTOR

· CONV_STD_LOGIC_VECTOR STD_ULOGIC, INTEGER STD_LOGIC_VECTOR

· EXT STD_LOGIC_VECTOR, INTEGER STD_LOGIC_VECTOR;

· SXT STD_LOGIC_VECTOR, INTEGER STD_LOGIC_VECTOR;

/////////////////////////////////////////////////////////////////////////////////////////////

**Std_Logic_Unsigned**

The following function is contained in the library unsigned.vhd. To use it, place

the line “USE ieee.std_logic_unsigned.ALL” at the beginning of your VHDL

design.

· CONV_INTEGER(arg: STD_LOGIC_VECTOR) return INTEGER;

/////////////////////////////////////////////////////////////////////////////////////////////

**Std_Logic_Signed**

The following function is contained in the library signed.vhd. To use it, place

the line “USE ieee.std_logic_signed.ALL” at the beginning of your VHDL

design.

· CONV_INTEGER(arg: STD_LOGIC_VECTOR) return INTEGER;

/////////////////////////////////////////////////////////////////////////////////////////////

/////////////////////////////////////////////////////////////////////////////////////////////

u can find all info such as the above in this link:

http://www.quicklogic.com/images/quicknote45.pdf

good luck

Salma:D

- 6th June 2006, 09:09

- 24th June 2008, 22:17 #4

- Join Date
- Jan 2003
- Location
- Cairo/Egypt
- Posts
- 1,236
- Helped
- 53 / 53
- Points
- 10,621
- Level
- 24

## conv_signed vhdl

Unfortunately std_logic_arith is obsolute and should no more be used. Instead, numeric_std should exclusively be used.

- 23rd October 2008, 05:48 #5

- Join Date
- Oct 2008
- Posts
- 96
- Helped
- 8 / 8
- Points
- 1,111
- Level
- 7

## vhdl conv_signed

ya, use nuemric_std or synopsys lib is good for this conversions